A Verilog implementation of the 32-bit W65C832 CPU was created for an FPGA, with a 16MB RAM and a 16MB flash chip, and supports 8, 16, and 32-bit modes. The implementation includes a UART interface, a bootloader, and a demo that draws a Mandelbrot on an LCD display, and is built using open-source tools.