XLS is an open-source HLS toolchain generating Verilog/SystemVerilog from high-level descriptions, aiming to bridge software and hardware design in the EoML era. It supports DSLX for hardware-oriented dataflow programming, offers simulation, synthesis, and verification tools, and requires Bazel for building.